



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/734,275	12/15/2003	Kie Y. Ahn	M4065.0383/P383-B	1475
24998	7590	06/21/2005	EXAMINER	
DICKSTEIN SHAPIRO MORIN & OSHINSKY LLP			ANDUJAR, LEONARDO	
2101 L Street, NW			ART UNIT	
Washington, DC 20037			PAPER NUMBER	
			2826	

DATE MAILED: 06/21/2005

Please find below and/or attached an Office communication concerning this application or proceeding.



## DETAILED ACTION

### *Acknowledgment*

1. The amendment filed on 04/01/2005 has been entered. The present Office action is made with all the suggested amendments being fully considered. Accordingly, pending in this Office action are claims 92-110.

### ***Claim Rejections - 35 USC § 103***


2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 100 and 103-106 are rejected under 35 U.S.C. 103(a) as being unpatentable over anticipated by Yuan (US 6,407,441) in view of Dalman (US 4,575,700) further in view of Tran (US 6,259,407) further in view of Latavic et al. (US 5,986,331)

4. Regarding claim 100, Yuan discloses a processor system comprising a processor and an integrated circuit including a coplanar waveguide (col. 5/lis. 7-12 & col. 8/lis. 23-30). Yuan does not disclose that the integrated circuit includes a signal conductor line comprising a copper layer wherein the conductor line layer is over a first insulating layer on the substrate wherein the first insulating layer is at least partially between the conductor line and a top surface of the substrate, and an oxide layer over the conductor line layer; at least two longitudinal ground conductor planes formed over

the substrate and on both sides of the signal conductor line and spaced apart from the signal conductor line to form respective gaps and at least two trenches in the substrate at the respective gaps. Dalman (e.g. figs. 1-3 & col. 1/lis. 9-30) shows an integrated circuit including a coplanar waveguide comprising: a substrate 12; a signal conductor line 26b over the substrate, wherein the signal conductor line is over a first insulating layer 28 on the substrate; and wherein the first insulating layer is at least partially between the conductor line and a top surface of the substrate (i.e. region 20' in fig. 2), and an insulating layer 28 over the signal conductor line (top section of 28); at least two longitudinal ground conductor planes 26a/c formed over the substrate and on both sides of the signal conductor line and spaced apart from the signal conductor line to form respectively gaps, and at least two trenches 14/16 in the substrate at the respective gaps. According to Dalman this type of coplanar waveguide can be easily incorporated as a solid state circuit element, can be easily fabricated and has particularly desirable transmission line characteristics such as low Z impedance lines (col. 1/lis. 23-29 & col. 3/lis. 1-7)



Dalman teaches that the conductor layer 26 can be made of aluminum, silver or gold (col. 4/lis. 42-53). However, Dalman does not teach that the conductor line can be made of copper or that the insulating layer 28 formed over the signal conductor can be made of an oxide. Tran teaches that copper is a suitable material for signal lines (col. 8/lis. 16-18) whereas Letavic teaches silicon oxide is a suitable material to isolate the coplanar waveguide conductor layer (see abstract and claim 1).

It would have been obvious to one having ordinary skill in the art at the time the invention was made to make the coplanar waveguide present in integrated circuit disclosed by Yuan having a signal conductor line layer over a first insulating layer on the substrate wherein the first insulating layer is at least partially between the conductor line and a top surface of the substrate, and an insulating layer over the conductor line layer; at least two longitudinal ground conductor planes formed over the substrate and on both sides of the signal conductor line and spaced apart from the signal conductor line to form respective gaps and at least two trenches in the substrate at the respective gaps in

accordance to Dalman's invention since this type of coplanar waveguide can be easily incorporated as a solid state circuit element, can be easily fabricated and has particularly desirable transmission line characteristics such as low Z impedance as taught by Dalman and to use copper to make the signal conductor layer disclosed by Yuan in view of Dalman as taught by Tran since it has been held to be within the general skill of a worker in the art to select a known material on the basis of its suitability for the intended use as a matter of obvious design choice (see *In re Lashing*, 125 USPQ 416) and to use silicon oxide as insulating material which is over the signal conductor line disclosed by Yuan in view of Dalman further in view of Tran since it has been held to be within the general skill of a worker in the art to select a known material on the basis of its suitability for the intended use as a matter of obvious design choice.

5. Regarding claims 103-106, although Yuan in view of Dalman further in view of Tran further in view of Letavic teaches most aspects of the instant invention the device dimensions are not disclosed (i.e. trench depth, gap width, signal conductor width, ground/signal conductor thickness). Dalman discloses that the device dimensions are design choice variables that are subject to optimization (col. 2/ll. 62-col. 3/ll. 7). Moreover, the dimensions as claimed by applicant, absent any criticality, is only considered to be the "optimum" value of the dimensions disclosed by the Prior Art that a person having ordinary skill in the art would have been able to determine using routine experimentation based, among other things, on the desired accuracy, manufacturing costs, etc. (see *In re Boesch*, 205 USPQ 215 (CCPA 1980)), and since neither non-obvious nor unexpected results, i.e., results which are different in kind and not in degree

Art Unit: 2826

from the results of the prior art, will be obtained as long as the semiconductor device is used as already suggested by the Prior Art

***Allowed Claims***

6. Claims 92-99, 101, 102 and 107-110 are allowed.

***Response to Arguments***

7. Applicant's arguments with respect to claim 100 and 103-106 have been considered but are moot in view of the new ground(s) of rejection.

***Conclusion***

8. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.


9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Leonardo Andújar whose telephone number is 571-272-

Art Unit: 2826

1912. The examiner can normally be reached on Mon through Thu from 9:00 AM to 7:30 PM EST.

10. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan J. Flynn can be reached on 571-272-1915. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

11. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Leonardo Andújar  
Patent Examiner  
Art Unit 2826  
06/08/2005